**ABSTRACT** 

A method is described that involves developing a more detailed description of a phase

lock loop system by substituting, into a monomial or posynomial equation that is part of a family

of monomial and posynomial expressions that describe functional characteristics of the PLL at

the system level, a lower level expression that describes a characteristic of one the PLL's basic

building blocks.

Patent Application 032604/(CTW:elc)

Page 58 of 58

004363.P005C

Express Mail Label No.: EV409359896US